IONQ logo

Senior Photonic Layout Engineer

IONQBerwyn Heights, MD

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Job Description

We are looking for a Senior Photonic Layout Engineer. As a Senior Photonic Layout Engineer, you'll be part of a cross-functional team whose mission is to lead IonQ on its journey to build the world's best quantum computers to solve the world's most complex problems.

In this role, you will be the owner of full-reticle tapeouts of photonic integrated circuits (PICs) that will be directly integrated into trapped-ion quantum computers. In addition, you will help develop and maintain the internal component PCell and circuit layout libraries, as well as write scripts to automate the layout of masks for tapeouts. You will also have the opportunity to work closely with the PIC and ion trap design and testing teams to help develop new and game-changing quantum technology to enable scalable quantum computing, memory, and networking.

The PIC Design Team is a remote-friendly team and this role can be performed remotely or in-person at IonQ's College Park, MD campus.

Responsibilities:

  • Conduct Python-based layout for full-reticle tapeouts of PICs with commercial foundries
  • Develop and maintain internal component PCell and automated circuit layout libraries
  • Interface with photonic designers, test engineers, packaging engineers, and foundry team to define layout rules and component designs
  • Build custom layout PDKs for IonQ-specific photonic platforms
  • Implement physical verification checks of layouts, including DRC and LVS
  • Develop detailed documentation of tapeouts and lead layout reviews with other team members
  • Work with broader PIC team and cross-functional teams to understand photonic circuit requirements and make recommendations to improve design, layout, and test workflows

You'd be a good fit with:

  • Bachelor's degree in Photonics, Physics, Electrical Engineering, or related field, or equivalent practical experience
  • Familiarity with photonics device principles (waveguides, beamsplitters, grating couplers, etc…) including design, test, and fabrication
  • 2+ years of experience with Python-based mask layout software packages developed for photonics: Luceda IPKISS, GDSFactory, or Klayout

You'd be a great fit with:

  • M.S. or Ph.D. in Photonics, Physics, Electrical Engineering, or related field
  • 5+ years experience in generating layout files for photonic devices or complex semiconductor flows with custom elements, with proven development of novel PCells
  • Excellent programming and software skills, including development in an IDE, proficiency with version control software, shell scripting, and code documentation
  • Experience with commercial simulation, verification, and layout environments such as Synopsys, Cadence, and Ansys
  • Knowledge of semiconductor and photonic manufacturing processes and techniques
  • Proficiency in physical verification including DRC, LVS, and ERC
  • Experience with semiconductor and/or photonic workflows for tapeout with commercial foundries
  • Excellent verbal and written communication skills
  • A meticulous attention to detail and excellent track record of documenting requirements, implementation plan, and tracking progress
  • Ability to work independently, prioritizing tasks and managing time effectively in a deadline-oriented environment

Location: This role can work onsite or hybrid from our College Park, MD. We are open to a fully remote option for the right candidate.

Travel: Up to 10%

Job ID: 1093

The approximate base salary range for this position is $107,123 - $140,251. The total compensation package includes base, bonus, and equity.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall