Functional Safety Architect

Altera SemiconductorSan Jose, California

Apply with Sonara

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.¹

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

Job Description

Job Details:

Job Description:

Altera is a global leader in programmable logic and semiconductor solutions. We design cutting-edge technologies that enable innovation across AI, networking, data centers, and embedded applications. Our team is passionate about pushing the boundaries of what’s possible in silicon design.

Become a member of our world-class SoC architecture and development team! 

Position Overview

We are seeking a highly motivated & passionate for safety,Functional Safety Architect to join our semiconductor architecture design team. In this role, you will own the device safety architecture and lead the efforts to achieve safety goals by developing technical safety concepts including safety mechanisms derived from safety analyses; and allocating decomposed safety requirements to each IP sub-blocks for next-generation semiconductor devices.

You will collaborate with architects, IP owners, RTL design engineers, physical design, firmware and verification teams to deliver critical safety collaterals ensuringend goal of achieving successful functional safety certification.

Key Responsibilities

Collaborate with the Architects, Silicon Design, Software teams to architect new safety concepts and safety mechanism features and guide future development.

Perform safety analyses (FTA, FMEA, DFA methodologies)against CCF, CF to ensure FFI, independence & Fault tolerance requirements are met.

Define safe architecture patterns (lockstep CPUs, ECC memories, watchdogs, redundancy).

Review and contribute to writing safety requirement specifications with FSEs.

Guide teams on ASIL/SIL decomposition, fault tolerance, diagnostics coverage, etc.

Review hardware/software safety designs for compliance and feasibility.

Collaborate with design verification teams to define safety V&V strategy (fault injection, fault simulation, test methodologies).

Ensure achievement of diagnostic coverage metrics (SPFM, LFM, PMHF).

Document and present defensible safety caseevidences aligned with IEC 61508, ISO 26262ensuring clarity and traceability for stakeholders and assessors.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$178.9k - $259.0k USD

#LI-CG1

Qualifications:

Minimum Requirements

Bachelor’s or Master’s Degree in Electrical Engineering or equivalent

BS + 10 Years of silicon industry experience or MS + 8 years of silicon industry experience

Relevant safety professional certifications (Eg. FSCP, FS Professional license)

Experience in certifying devices from concept through certification for ASICs/PLDs/CPUs with EXIDA, TUeV or Equivalent

Skilled with SysML, FMEA/FMEDA, FTA, HAZOP and requirements-management tooling (e.g., Jama).

Demonstrated strong ability to move seamlessly between levels of abstraction – from system to the “nuts and bolts” implementation

Excellent written & oral communication skills to construct clear, evidence-based safety arguments and build trust in safety cases with both internal and external stakeholders

Preferred Qualifications:

Familiarity with RTL coding and simulations/debugof SoC Architectures.

Desire to develop deep understanding of end user needs and engagement with customers to enable use of SoCs in safety design applications

Desire to commit and follow through on complex, multi-year programs

Ability to resolve complex issues in creative, efficient, and effective ways

Be self-driven and result oriented

Desire to work in a fast-paced environment

Job Type:

Regular

Shift:

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Austin, Texas, United States

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

Apply with Sonara Apply manually