Design Engineer I

Meet the Team

You’lljoin the Physical Implementation Team.  This teamis responsible fortransforming RTL designs into manufacturable silicon, driving the implementation flow from synthesis through physical design and finaltapeout(GDSII). Our team works closely with Design, Verification, DFT, and Technology teams to ensure high-performance, low-power, and reliable integrated circuits are delivered on schedule. This isa great opportunityfor engineers who are passionate about digital design, timing analysis, and seeing their work become real silicon.

Responsibilities

• Support the physical implementation of digital designs from RTL through GDSII/tapeout.

• Develop andmaintaintiming constraints (SDC) for block-level and chip-level designs.

• Perform static timing analysis (STA) toidentifyand resolve timing violations across multiple operating conditions.

• Assistwith block-level and chip-level signoff activities, ensuring designs meet performance, power, and quality targets.

• Collaborate with cross-functional teams including Design Engineering, Verification, DFT, and CAD to drive implementation closure.

• Analyze timing reports and recommenddesignor constraint improvements.

• Participate in debugging and resolving implementation, timing, and design integration issues.

• Contribute to the continuous improvement of physical implementation methodologies, flows, and automation.

Skills You Need

Minimum Qualifications

• Master's degree in Electrical Engineering, Computer Engineering, ora relatedfield.

• Academic or project experience with Static Timing Analysis (STA).

• Experience developing or working with timing constraints (SDC).

• Understanding ofdigital IC design and implementation concepts.

• Knowledge of chip-level or block-level signoff methodologies.

• Strong analytical and problem-solving skills.

• Effective communication skills and ability to work in a collaborative team environment.

The following qualifications will be considered a plus:

• Experience with industry-standard STA tools such as Cadence Tempus or SynopsysPrimeTime.

• Coursework, research, or project experience in digital implementation, physical design, or timing closure.

• Programming or scripting experience with Python, Perl, orTcl.

• Familiarity with semiconductor design flows from RTL throughtapeout.

• Exposure tolow-power design techniques and timing optimization methodologies.

• Experience working with Linux/Unix environments and EDA tool flows.

Benefits & Perks 

You can look forward to the following benefits: 

• Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plans 

• Highly competitive salary 

• 401k plan with match and Roth planoption

• Equity rewards (RSUs) 

• Life/AD&D and disability coverage

• Flexible spending accounts 

• Adoptionassistance

• Back-Up childcare 

• Additionalbenefit options (Commuter benefits, Legal benefits, Pet insurance) 

• Flexible PTO schedule 

• 3 paid volunteer days per year 

• Tuition reimbursement 

• Free downtown parking 

• Onsite gym

• Monthly wellness offerings 

• Free snacks 

• Monthly company updates with our CEO

#LI-MA1  

#LI-Hybrid