Design Verification Lead Engineer

CadenceAustin, TX

Apply with Sonara

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.¹

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

Overview

Schedule

Full-time

Career level

Director

Benefits

Career Development

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design Verification Lead Engineer

Role Overview:

The Lead DV Engineer focuses on the execution and technical management of verification projects. You will lead a focused team to ensure comprehensive test coverage and closure for specific CPU cores or processor blocks.

Key Responsibilities:

Technical Execution: Developing and executing detailed verification plans (vPlans) using Cadence vManager.
Environment Development: Develop UVM scoreboards, monitors, and complex functional coverage models for multi-protocol or processor-specific interfaces.
Debug & Triage: Lead the debug of complex RTL failures and coordinate with design engineers to resolve microarchitectural bugs.
Regression Management: Manage automated regression environments (e.g., Jenkins) and ensure targets for code and functional coverage are met.
Project Tracking: Responsible for technical alignment, project planning, and progress tracking for the verification lifecycle.

Required Qualifications:

B.S/M.S in EEE with 5-8+ years of hands-on experience in VLSI design verification.
Strong command of SystemVerilog Assertions (SVA), constraint randomization, and UVM.
Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe.
Expertise in scripting (Perl, Python, or Tcl) for verification flow automation.

We're doing work that matters. Help us solve what others can't.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

Apply with Sonara Apply manually

FAQs About Design Verification Lead Engineer Jobs at Cadence

What is the work location for this position at Cadence?

This job at Cadence is located in Austin, TX, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.

What pay range can candidates expect for this role at Cadence?

Employer has not shared pay details for this role.

What employment applies to this position at Cadence?

Cadence lists this role as a Full-time position.

What experience level is required for this role at Cadence?

Cadence is looking for a candidate with "Director" experience level.

What benefits are offered by Cadence for this role?

Cadence offers Career Development for this position. Actual benefits may vary depending on the employer's policies and employment terms.

What is the process to apply for this position at Cadence?

You can apply for this role at Cadence either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.