Elect Design And Analy Engr 4 - CA

Artech LLCMountain View, CA

$75 - $80 / hour

Apply with Sonara

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.¹

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

Overview

Compensation

$75-$80/hour

Job Description

Title: Elect Design and Analy Engr Location: Mountain View, CA

Salary Range: $75 - $80/hr.(Competitive and commensurate with experience)

Introduction

Join our team as an ASIC/FPGA Verification Engineer where you will work on cutting-edge projects in the fields of Space, Avionics, and Defense. This role requires regular and predictable attendance and is a non-managerial, non-leadership position.

Required Skills & Qualifications

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field (or equivalent experience).
Experience with ASIC/FPGA verification using SystemVerilog and UVM.
Ability to build self-checking testbenches and use object-oriented SystemVerilog features.
Familiarity with functional coverage and code coverage closure.
Comfortable in Linux and using scripting tools.
Prior work experience at the client or in the client's industry.

Applicants must be able to work directly for Artech on W2.

Preferred Skills & Qualifications

2 years (Associate) or 5 years (Experienced) verification experience.
Experience with hardware emulators (e.g., Palladium) and FPGA prototyping.
Knowledge of high-speed SerDes (PCIe, Ethernet, JESD204C).

Day-to-Day Responsibilities

Write SystemVerilog/UVM testbenches to verify ASICs and FPGAs.
Develop self-checking, reusable UVM components: drivers, monitors, scoreboards, sequencers.
Build functional coverage models and close code coverage gaps.
Create tests that verify DSP and third-party IP integration.
Run simulations, linting, CDC checks, static timing checks, and gate-level regressions.
Use scripting (Python/Perl/Make) and revision control (git/svn) to automate flows.
Support FPGA bring-up, hardware emulation/prototyping, and hardware integration tests.
Collaborate with system and hardware teams to capture requirements and debug issues.

Company Benefits & Culture

Comprehensive health and wellness benefits.
Opportunities for professional growth and development.
Inclusive and diverse work environment.

For immediate consideration please click APPLY to begin the screening process with Alex and share your resume to Rajat.Tiwari@artech.com

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

Apply with Sonara Apply manually

FAQs About Elect Design And Analy Engr 4 - CA Jobs at Artech LLC

What is the work location for this position at Artech LLC?

This job at Artech LLC is located in Mountain View, CA, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.

What pay range can candidates expect for this role at Artech LLC?

Candidates can expect a pay range of $75–$80 per hour for this role.

What employment applies to this position at Artech LLC?

The employer has not provided this information. This may be discussed during the hiring process.

What is the process to apply for this position at Artech LLC?

You can apply for this role at Artech LLC either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.