Intel Corp. logo

Emib-T Substrate Program Integrator

Intel Corp.Phoenix, AZ

$89,010 - $170,630 / year

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Overview

Schedule
Full-time
Education
Engineering (PE)
Career level
Senior-level
Remote
On-site
Compensation
$89,010-$170,630/year
Benefits
Health Insurance
Paid Vacation
401k Matching/Retirement Savings

Job Description

Job Details:

Job Description:

The Advanced Packaging Technology Development (APTD) Substrate and Wafer Assembly organization is responsible for developing cutting edge substrate packaging and wafer assembly solutions for our customers. As a member of the Substrate Technology Integration Group, you will play a critical role in enabling advanced packaging technology developments.

In this position, you will lead EMIB-T substrate technology development and qualification activities, ensuring suppliers achieve the required readiness to support growing customer demand. This includes driving technical enablement, managing readiness milestones, and collaborating closely with cross functional engineering teams, suppliers, and assembly platform partners

Qualifications:

Minimum Qualifications

  • Bachelor's degree with 6+ years of experience, OR Master's degree with 4+ years of experience, OR PhD with 2+ years of experience in Mechanical Engineering, Materials Science, Chemical Engineering, Electrical Engineering, Physics, or a related technical field.

Experience listed above should be in the following:

  • Experience managing complex projects and deliver results in TD/high-volume manufacturing environments.

Preferred Qualifications

  • A strong foundation in advanced packaging, substrates, or semiconductor manufacturing; proven leadership in supplier management or technology enablement; and the ability to drive alignment and execution across global teams.

  • Proven ability to thrive in high-ambiguity environments and deliver results under pressure. Knowledge of advanced packaging technologies and substrate/assembly manufacturing methodologies.

  • Familiarity with characterization techniques such as X-ray, SEM, FTIR, and EDX.

  • Experience with process flow development, FMEA, DOE design, and problem-solving tools.

  • Statistical tools and methods, including Statistical Process Control (SPC) for yield improvement

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Arizona, Phoenix

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $89,010.00-170,630.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall

FAQs About Emib-T Substrate Program Integrator Jobs at Intel Corp.

What is the work location for this position at Intel Corp.?
This job at Intel Corp. is located in Phoenix, AZ, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.
What pay range can candidates expect for this role at Intel Corp.?
Candidates can expect a pay range of $89,010 and $170,630 per year.
What employment applies to this position at Intel Corp.?
Intel Corp. lists this role as a Full-time position.
What experience level is required for this role at Intel Corp.?
Intel Corp. is looking for a candidate with "Senior-level" experience level.
What education level is required for this job?
The education requirement for this position is Engineering (PE). Candidates with relevant qualifications or equivalent experience may also be considered.
What benefits are offered by Intel Corp. for this role?
Intel Corp. offers following benefits: Health Insurance, Paid Vacation, 401k Matching/Retirement Savings, and Health & Wellness Programs for this position. Actual benefits may vary depending on the employer's policies and employment terms.
What is the process to apply for this position at Intel Corp.?
You can apply for this role at Intel Corp. either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.