Physical Design Engineer

AmbarellaNew York City, NY

$140,000 - $156,000 / year

Apply with Sonara

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.¹

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

Overview

Schedule

Full-time

Career level

Senior-level

Remote

On-site

Compensation

$140,000-$156,000/year

Benefits

Paid Vacation

Job Description

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella's cutting edge low power AI SoC from Netlist to GDSII.

The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC implementation process; floor-planning, auto place and route, static timing analysis, eco implementation, signal integrity analysis, EM/IR analysis, formal verification, and physical layout verification (LVS/DRC/DFM) at block and/or full chip level.

Requirements

BS/MS in EE/computer science or equivalent experience
3- 5+ years' experience,
Good understanding in VLSI digital design/Layout/Timing closure
Basic knowledge on circuit design, device delays, and timing at gate-level
Familiar with industry EDA tools such as Cadence Innovus/Quantus/Tempus, Synopsys Fusion Compiler/ICC2/StarRC/Primetime and Mentor Calibre.
Proficient programming and scripting skills (Perl, Python, TCL, C-shell, make)
Hardware Design Languages like Verilog, VHDL
Self-motivated team worker, good verbal and written interpersonal skills.
Experience with Cadence Innovus/Genus/Conformal and Synopsys Primetime/StarRC would be an added advantage.
Solid understanding of hierarchical physical design strategies, methodologies and nanometer advanced node technology issues.
Hands-on experience in STA including multi-mode multi-corner analysis and ability to analyze and fix critical timing issues.
Proven track record of delivering tape-out quality GDSII with silicon success in sub 10 nm is a plus.

The base salary range is $140,000 - $156,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

Apply with Sonara Apply manually

FAQs About Physical Design Engineer Jobs at Ambarella

What is the work location for this position at Ambarella?

This job at Ambarella is located in New York City, NY, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.

What pay range can candidates expect for this role at Ambarella?

Candidates can expect a pay range of $140,000 and $156,000 per year.

What employment applies to this position at Ambarella?

Ambarella lists this role as a Full-time position.

What experience level is required for this role at Ambarella?

Ambarella is looking for a candidate with "Senior-level" experience level.

What benefits are offered by Ambarella for this role?

Ambarella offers Paid Vacation for this position. Actual benefits may vary depending on the employer's policies and employment terms.

What is the process to apply for this position at Ambarella?

You can apply for this role at Ambarella either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.