
Physical Design Engineer
Automate your job search with Sonara.
Submit 10x as many applications with less effort than one manual application.1
Reclaim your time by letting our AI handle the grunt work of job searching.
We continuously scan millions of openings to find your top matches.

Overview
Job Description
Please Note:
If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tapeout.
Responsibilities:
Own chip floor planning, partition creation, clock tree and delivery of top level partitions
Resolve physical design issues related to chip integration and assembly
Manage all cross functional interactions related to top level floorplanning, I/O and bump planning with package team
Develop and improve floorplan methodologies using both industry and internal tools
Perform technical evaluations of IPs, providing recommendations and assessments to meet design specification
Preferred qualifications:
Bachelors and 8+ years of experience in top level floorplanning with a focus on die size estimate, partitioning, clocking and pin assignment, or
Master's degree in Electrical Engineering and 6+ years of experience in top level floorplanning with a focus on die size estimate, partitioning, clocking and pin assignment
Experience working on various technologies (Switch Fabric, Arbiter, High Speed DDR, SerDes, HBM, D2D I/O, chiplet etc)
Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes and tape out experience
Proven track record with bump planning, RDL routes and multi voltage domain designs
Experience with hierarchical design planning, power grid design, structured clocks, top level pipeline placement, custom routes and bump planning
Experience in collaborating with design, package and methodology teams during development phase
Experience in scripting languages like Python, Tcl, or Perl
Must work in person at our San Jose site and no remote work allowed
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $120,000 - $192,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Automate your job search with Sonara.
Submit 10x as many applications with less effort than one manual application.
