Silvus Technologies logo

Principal FPGA / RTL Design Engineer - Signal Processing

Silvus TechnologiesIrvine, California

$165,000 - $250,000 / year

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Overview

Schedule
Full-time
Education
Engineering (PE)
Career level
Senior-level
Remote
On-site
Compensation
$165,000-$250,000/year

Job Description

THE COMPANY

Silvus Technologies, a leading provider of advanced MANET and MIMO communications systems, is reshaping mesh network technology for mission-critical applications – on the ground, in the air, and at sea. Its battle-proven StreamCaster family of MANET radios and proprietary MN-MIMO waveform provides the vital communications link for defense, law enforcement, and public safety agencies around the world, and in the toughest operational environments.

With deep roots in DARPA research, Silvus Technologies develops world-class advanced communications technologies that are reshaping the tactical communications landscape. From pure line-of-sight to extreme non-line-of-sight, Silvus radios form a self-healing, self-forming mesh network, enabling secure and reliable connectivity, including video and high-bandwidth data

Silvus Technologies is a wholly owned subsidiary of Motorola Solutions, Inc.

Would you like to join an incredibly talented group of people, doing very challenging work, with the prime directive of “Keeping Our Heroes Connected?

THE OPPORTUNITY

Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who will report to the Senior Engineering Director in Irvine and work closely with the FPGA Engineering team. The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment.  FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA-based designs for our advanced wireless systems R&D.  These are exciting projects aimed at addressing challenging real-world communication needs. 

This Principal FPGA / RTL Design Engineer is 100% onsite, Monday through Friday, at Silvus Technologies’ Engineering and R&D Office in Irvine, CA, near the vibrant Irvine Spectrum.

The following is a list of at least some of the current essential job functions of the position. Management may assign or reassign duties and responsibilities at any time at its discretion.

ROLE AND RESPONSIBILITIES

  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.
  • Hardware verification and troubleshooting; familiarity with logic analyzers.
  • Provide support to the RF and Software Engineering teams.

REQUIRED QUALIFICATIONS

  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields.
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation; 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields.
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs.
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog.
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizendue to clients under U.S. government contracts.
  • All employment is contingent upon the successful clearance of a background check and drug testing..

PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES

  • MS. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant fields.
  • Basic MATLAB skills.
  • Solid knowledge and understanding of scripting languages such as Perl and Python.
  • Strong communication and presentation skills.
  • Experience with wireless communication systems on FPGA or ASIC designs.

WORKING CONDITIONS & PHYSICAL REQUIREMENTS

  • Office environment.
  • Occasional exposure to heat, cold, and allergens while performing tests or demonstrations in the field.
  • While performing the duties of this job, the employee is required to do the following:
    • Lift equipment up to 20 lbs. for the set-up of demonstrations and testing.
    • Perform bending and reaching movements to place items on lower and higher shelves.
    • Kneeling or squatting to access lower shelves.
    • Walking/Moving in the labs

COMPENSATION

The pay range is NOT a guarantee. It is based on market research and peer data, and will vary depending on the candidate’s experience and qualifications.

CA Pay Range

$165,000 - $250,000USD

NOTE - As a US Federal Contractor, Silvus Technologies requires that ALL candidates being considered for employment for any position (regardless of level) MUST be a U.S. Person (permanent resident or citizen).  Stricter U.S. Citizen ONLY requirements (needed for some Engineering or R&D roles) will be included in the Required Qualifications section of the posted position. This does NOT apply to international positions; only job postings for positions located in the US.

All employment is contingent upon the successful clearance of a background check and drug test.

Silvus is proud to be an equal opportunity employer, and we value diversity. We do not discriminate on the basis of race, color, age, religion or belief, ancestry, national origin, sex (including pregnancy), sexual orientation, gender identity and/or expression, marital, civil union or domestic partnership status, physical or mental disability, protected veteran status, genetic information, political affiliation, or any other factor protected by applicable federal, state, or local laws.

We will ensure that individuals with disabilities are provided with reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive benefits and privileges of employment. Please contact us to request accommodation.

*Silvus does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to Silvus Technologies.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall

FAQs About Principal FPGA / RTL Design Engineer - Signal Processing Jobs at Silvus Technologies

What is the work location for this position at Silvus Technologies?
This job at Silvus Technologies is located in Irvine, California, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.
What pay range can candidates expect for this role at Silvus Technologies?
Candidates can expect a pay range of $165,000 and $250,000 per year.
What employment applies to this position at Silvus Technologies?
Silvus Technologies lists this role as a Full-time position.
What experience level is required for this role at Silvus Technologies?
Silvus Technologies is looking for a candidate with "Senior-level" experience level.
What education level is required for this job?
The education requirement for this position is Engineering (PE). Candidates with relevant qualifications or equivalent experience may also be considered.
What is the process to apply for this position at Silvus Technologies?
You can apply for this role at Silvus Technologies either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.