Astera Labs logo

Senior Analog Mixed Signal Design Engineer

Astera LabsVietnam, PR

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Overview

Schedule
Flexible-schedule
Full-time
Education
Engineering (PE)
Career level
Senior-level
Benefits
Paid Vacation

Job Description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, NVLink, PCIe, and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

We are seeking an experienced Analog/Mixed-Signal (AMS) Circuit Design Engineer to join our high-performance design team working on next-generation transceiver IPs targeting the TSMC 5/3nm technology node. In this role, you will design high-speed analog and mixed-signal circuits used in multi-gigabit transceivers, collaborating with layout, verification, and system teams to ensure robust performance, power efficiency, and successful silicon validation at advanced process nodes.

Key Responsibilities

  • Design critical AMS blocks such as PLLs, CDRs, LDOs, bias generators, and ADC/DAC components for wireline transceivers. 
  • Perform transistor-level design, simulation, and optimization for performance, power, and area across process, voltage, and temperature (PVT) corners.
  • Work closely with layout engineers to guide floorplanning, matching-sensitive layout, and parasitic-aware design. • Perform design verification using pre- and post-layout simulations (transient, AC, noise, Monte Carlo, corner sweep).
  • Ensure robust operation under variation, jitter, power supply noise, and crosstalk conditions.
  • Create and maintain design documentation, design reviews, and specifications
  • Collaborate with system architects, digital design, and firmware teams to define and optimize mixed-signal interface behavior.
  • Support silicon bring-up, lab measurement correlation, and debug of design issues.
  • Use industry-standard tools (e.g., Virtuoso, Spectre, HSPICE, ADE, MATLAB, Python) for design and analysis.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Microelectronics, or related field.

  • 5+ years of experience in analog/mixed-signal circuit design in deep-submicron or FinFET technologies.

  • Strong experience with:

  • Transistor-level design and simulation in advanced nodes (≤ 5nm).

  • Designing analog blocks for high-speed transceivers (e.g., clocking, bias, analog front ends).

  • SPICE simulation tools and AMS verification environments.

  • Deep understanding of noise, jitter, linearity, bandwidth, gain, impedance matching, and power trade-offs.

  • Familiarity with layout interaction and parasitic-aware circuit optimization.

  • Solid debugging, problem-solving, and documentation skills.

Benefits

  • Competitive salary
  • 13th month salary
  • Performance bonus each year
  • Flexible working time
  • Health check each year
  • Insurance for engineer and family
  • Lunch Allowance
  • Company trips.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall

FAQs About Senior Analog Mixed Signal Design Engineer Jobs at Astera Labs

What is the work location for this position at Astera Labs?
This job at Astera Labs is located in Vietnam, PR, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.
What pay range can candidates expect for this role at Astera Labs?
Employer has not shared pay details for this role.
What employment applies to this position at Astera Labs?
Astera Labs lists this position under the following employment categories:
  • Flexible-schedule
  • Full-time
What experience level is required for this role at Astera Labs?
Astera Labs is looking for a candidate with "Senior-level" experience level.
What education level is required for this job?
The education requirement for this position is Engineering (PE). Candidates with relevant qualifications or equivalent experience may also be considered.
What benefits are offered by Astera Labs for this role?
Astera Labs offers Paid Vacation for this position. Actual benefits may vary depending on the employer's policies and employment terms.
What is the process to apply for this position at Astera Labs?
You can apply for this role at Astera Labs either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.