Intel Corp. logo

SOC Design Engineer - RTL Design And Integration

Intel Corp.Hillsboro, OR

$122,440 - $172,860 / year

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Overview

Schedule
Full-time
Education
Engineering (PE)
Career level
Senior-level
Remote
On-site
Compensation
$122,440-$172,860/year
Benefits
Health Insurance
Paid Vacation
401k Matching/Retirement Savings

Job Description

Job Details:

Job Description:

Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure highquality integration of the CPU block.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Bachelor's degree in electrical engineering, Computer Engineering or related field with 3+ years of relevant experience, OR Master's degree Electrical Engineering, Computer Engineering or related field with 2+ years of relevant experience

The relevant experience would include one of the following areas:

  • RTL and UPF design of complex microarchitectures

  • Microarchitect for SoC or CPU features

  • Knowledge of Clock domain and reset domain crossings, design power considerations, design clocking considerations

Preferred Qualifications:

  • 6+ years of experience in RTL design or integration using industry EDA tools.

  • Product development and delivery on leading edge process nodes

  • Experience in Python programming language

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:

Business group:

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-172,860.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall

FAQs About SOC Design Engineer - RTL Design And Integration Jobs at Intel Corp.

What is the work location for this position at Intel Corp.?
This job at Intel Corp. is located in Hillsboro, OR, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.
What pay range can candidates expect for this role at Intel Corp.?
Candidates can expect a pay range of $122,440 and $172,860 per year.
What employment applies to this position at Intel Corp.?
Intel Corp. lists this role as a Full-time position.
What experience level is required for this role at Intel Corp.?
Intel Corp. is looking for a candidate with "Senior-level" experience level.
What is the process to apply for this position at Intel Corp.?
You can apply for this role at Intel Corp. either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.