I logo

Technology Architect | Devops | Devops Architecture Consultancy

IMCS Group IncSan Jose, CA

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.1

Reclaim your time by letting our AI handle the grunt work of job searching.

We continuously scan millions of openings to find your top matches.

pay-wall

Overview

Remote
On-site

Job Description

Company Description: IMCS Group is one of the fastest growing MWBE (Minority Woman Owned Enterprise) staffing firms in the U.S. We focus on bringing a Diversity Recruitment approach to Fortune 500 companies within North America and EMEA region contingent labor programs.  IMCS Group excels in providing top talent in IT, Healthcare, Engineering, Finance, Light Industrial, Contact Center, and Clerical.  We have offices in the US, Canada, Mexico, and India in which we can provide support to our clients.

Description: Job Title: Technology Architect | DevOps | DevOps Architecture ConsultancyWork Location: San JoseCA95134Vendor Rate: Contract duration: 12Target Start Date: 09 Sep 2026Does this position require Visa independent candidates only? YesFULL ONSITE WORK IN SAN JOSE,CA

Job Details:

Detailed Job DescriptionYou are a diligent Design / SDC Engineer with strong analytical skills and a deepunderstanding of timing constraints, including clock groups, exceptions, and clockexclusivity. Proficient in industry-standard SDC/STA tools and scripting for automation, youexcel at identifying and resolving timing issues across all design levels. You will developtiming constrains at both block level and full-chip and validate them using industry standardtiming constraints verification tools such as TCM, Time vision. You will collaborate withFront-end and Back-end teams to understand chip architecture and guide them in refiningdesign and timing constraints for seamless physical design closure. As part of this team,you ll contribute to developing next-generation networking chips." Being a member of design team who develops block level and full-chip SDCs andworks with physical design and DFT teams to close full-chip timing in multipletiming modes." You will work design and architecture teams in understanding clocking structure,develop timing constraints and validate them though constraints verification toolbefore releasing them for physical design." Option to also do block level RTL design or block or top-level IP integration." Helping develop efficient methodology to promote block level SDCs to full-chip, andto push down full-chip SDCs to block level." Helping develop and apply methodology to ensure correctness and quality of SDCsas early as possible in design cycle." Reviewing block level SDCs and clocking diagrams and collaborate with RTL designowners on SDC development." Contribute to full-chip clocking design including diagrams and relateddocumentation.

Minimum Qualifications" Bachelor s Degree in Electrical or Computer Engineering with 6+ years of ASIC orrelated experience or Master s Degree in Electrical or Computer Engineering with 3+years of ASIC or related experience." Experience with synthesis tools (eg. Synopsys DC/DCG/FC), STA tools such asPrimetime and must have knowledge of HDL such as Verilog/SystemVerilogprogramming, and scripting languages such as Shell, Perl, and must have strongexperience scripting with TCL." Experience with digital design concepts (eg. clocking, timing exceptions and asyncboundaries)." Experience with block/full chip SDC development in functional and test modes." Experience with microarchitecture and RTL implementation.Preferred Qualifications" Effective documentation, problem-solving, and technical communication skills." Experience working cross-functionally and collaborating with various technicalteams." You are a problem solver who loves to tackle new challenges and a self-starter whois highly motivated and thrives on innovative technology." You are a strong communicator in a team setting, enjoy working in a dynamic teamenvironment, and are an out-of-the-box thinker

Minimum years of experience

10 years

Certifications Needed :No

Top 3 responsibilities you would expect the Subcon to shoulder and execute

Interview Process (Is face to face required?)No

Any additional information you would like to share about the project specs/ nature of work

Custom Fields:Name: Intake Call RequestedValue: true

Name: Intake Call CompletedValue: false

EEOC Disclaimer: IMCS Group is an equal opportunity employer and makes employment decisions without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran status, disability status, age, or any other status protected by law. IMCS Group is committed to maintaining an inclusive workforce, where employees are hired, retained, compensated, and promoted based on their contributions to our Company.

Automate your job search with Sonara.

Submit 10x as many applications with less effort than one manual application.

pay-wall

FAQs About Technology Architect | Devops | Devops Architecture Consultancy Jobs at IMCS Group Inc

What is the work location for this position at IMCS Group Inc?
This job at IMCS Group Inc is located in San Jose, CA, according to the details provided by the employer. Some roles may also include multiple work locations depending on the requirement.
What pay range can candidates expect for this role at IMCS Group Inc?
Employer has not shared pay details for this role.
What employment applies to this position at IMCS Group Inc?
The employer has not provided this information. This may be discussed during the hiring process.
What is the process to apply for this position at IMCS Group Inc?
You can apply for this role at IMCS Group Inc either through Sonara's automated application system, which helps you submit applications 10X faster with minimal effort, or by applying manually using the direct link on the job page.